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Abstract
Testing a non-digital integrated system against all of its
specifications can be quite expensive due to the elaborate test
application and measurement setup required. We propose to
eliminate redundant tests by employing based statis-
tical learning. Application of the proposed methodology to
an operational amplifier and a MEMS accelerometer reveal
that redundant tests can be statistically identified from a
complete set of specification-based tests with negligible error.
Specifically, after eliminating of eleven 
based tests for an operational amplifier, the defect escape 
and yield loss is small at 0.6% and respectively. For
the accelerometer, defect escape of 0.2% and yield loss of
0.1 occurs when the hot and cold tests are eliminated. For
the accelerometer, this level of Compaction would reduce test
cost by more than half.
1. Introduction
In contrast to digital circuit test, there are no universally
accepted fault models for non-digital components. Conse-
quently, validating the circuit specifications continues to be
the most accepted form of non-digital component test
However, the number of circuit specifications to be verified
has increased significantly over the past few decades. In 
addition, the cost to verify each specification can be exor-
bitant due to elaborate test setup, test pattern application
and measurement. In order to reduce test cost, only a sub-
set of the specifications are actually verified in practice
The subset of specificationsused for testing is selected based 
on the experience of designers and test engineers. Such an
ad selection of the specification set can lead however to
an unpredictable amount of yield loss and defect escape.
A desired solution to this problem is to develop a cost-
effective test methodology that can verify all the circuit
specifications. Several efforts have been published that ad-
dress this goal. For example, various low-cost, built-in
test (BIST) solutions have been proposed that reduce test
cost by eliminating external test equipment Alter-
nately, efforts have been made to use digital circuitry to
generate tests and analyze test data for mixed-signal cir-
cuits Work in [6] describes a test sequence generation 
approach that can implicitly verify all the circuit specifica-
tions. In this approach, test cost is reduced by using tests
that are not derived from the specifications.
‘This research is supported by the and
GSRC programs under contracts 2003-CT-888 and 2003-DT-660, re-
spectively.
We propose to achieve the goal of obtaining a cost ef-
fective test set that can verify all the device specifications 
by identifying and eliminating the redundancy in the com-
plete specification test set using statistical learning. Be-
ginning the test set compaction procedure from the com-
plete specification-based test set guarantees no initial
escape or yield loss’. Redundant tests are eliminated
until the prediction error exceeds a user-defined tolerance. 
During test set compaction, a statistical model is derived 
to predict behavior based on the remaining tests.
Since the amount of prediction error of the derived statisti-
cal model is constrained, the procedure enables controlled 
yield loss and defect escape in contrast to ad test com-
paction. In addition, when the statistical model makes an
inconsistent prediction, the tested part is deemed to belong
to a “guard-bandregion”. Devices in the guard-band region
can be further tested to prevent unnecessary yield loss. 
The rest of the paper is organized as follows: In Section 2,
we introduce the necessary background for the problem ad-
dressed. Section 3 contains a description of the statistical
learning based specification test set compaction procedure. 
Section 4 describes solutions to the various roadblocks en-
countered during test compaction. In Section 5, we
scribe simulation results showing the viability of the test 
set compaction procedure for an operational amplifier and
a MEMS accelerometer. Finally, in Section 6, our work is
summarized and future work is described.
2. Preliminaries
In this section, we present the terminology and back-
ground necessary for discussion of the specification-based
test compaction methodology.
2.1. Definitions
A specification for a device under test (DUT) is a per-
formance parameter of the circuit that must be measured
and verified. A specification test for includes setup for
application of stimuli, application of the stimuli and analy-
sis of the responses to obtain the value of for a particular
manufactured device. We define a device instance to be good
if all the specification values = .., obtained
from the specification-based tests T = . . , fall
within a set of desired ranges R = ..,r,} , where
is the acceptable range for specification A device in-
stance is deemed bad or faulty if any of the values obtained
from the specification tests T fall outside the corresponding
‘There can, of course, be yield loss and defect escape based on the
type of test used for each specification however.
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range The process of finding if a device is good or bad
is called the analysis.
In this paper, we achieve test compaction by identify-
ing and eliminating tests = ..., for redundant
specifications = . . . , from the complete set of
specification-based tests T. It is important to note how-
ever that a greater level of compaction may be possible if
the compaction process is performed at the test level as
opposed to the specification level.
2.2. Statistical Learning and 
The following terminology is adapted from Given
a set of data points . . . , where =
. . . , is an m-dimensional input and a one-
dimensional output, Statistical (Machine) Learning is the
process of building a model for the unknown relation =
using the given set of data points. The data that is
used to build the model is called the training data, while
the data used to verify the model is called the test data.
In this work, we have used Vector Machines
(SVM) for statistical learning based model deriva-
tion. The goal in is to build a hyper-plane that
divides the input into two classes that pertain to
= and = -1. Given a set of training data
. . . , and a predefined error limit this
classificationis achieved by building a function f (X)to esti-
mate such that: (1)for each f has at most
(E + deviation from where an unbound er-
ror, (2) is minimized, and (3) the number of
maxima and minima in f (X) is minimized. This means that
the error in estimating at most data points in
. . . , is controlled to be less than E . How-
ever, there can be where > and the
additional error is denoted as The value = -f
is the model error for f (X) at
Since testing is intrinsically a classification
problem, E-SVM is especially suited for the test compaction
methodology. Additionally, E-SVM gives sufficiently high
accuracy in reasonable time making its repeated applica-
tion feasible. Finally, E-SVM can efficiently handle the huge
data set that is required during test compaction (details are
given in Section 4.1).
3. Test Set Compaction Methodology
To remedy the drawback of traditional ad elimination
of tests, we propose a systematic approach to prune the test
set using
3.1. Data Generation
Training data is generated using Monte-Carlo simula-
tions of devices with random variations imposed on vari-
ous device parameters. This approach most likely creates
some devices that are not possible within a real manufac-
turing environment. However, a test compaction methodol-
ogy that works well here will also perform well for realistic 
devices. In addition, test compaction using training data
generated from device simulation is significantly less expen-
sive as compared to actual tests applied to a manufactured
chip However, the downside is that simulation data is
likely less accurate.
Figure 1 showsa block diagram illustrating the process of
training data generation for N device (training) instances.
In the process of training data generation, the device de-
scription, the list of device specifications that are to be con-
sidered for compaction, and a manufacturing process model
for the device serves as input. The device representation is
altered based on the process model. Each altered device
representation is known as a training instance. Based on 
the set of specifications under consideration, the device in-
stance is set up, simulated, and measurements are derived
from simulation results. This measured data is stored as
training data. The whole process is repeated until the num-
ber of training instances simulated equals the number
of training instances desired.
Figure A description of training data gener-
ation.
3.2. Test Set Pruning 
The goal of a systematic test set compaction approach is
to offer control over yield loss and defect escape while test
cost is reduced. Figure 2 illustrates how the proposed test
compaction methodology achieves this goal. The process
of test compaction begins with the complete
based test set, the training data set and acceptability
ranges for each specification. Based on the range data,
the nature of each device instance is obtained and 
added to the training data. Next, the test compaction pro-
cess starts with the complete test set meaning that is
empty which implies no initial yield loss or defect escape. A
test t , is then selected for potential elimination
and is removed from the training data set. Using E-SVM,
the reduced training data is utilized to build a model for
predicting for the set of eliminated specifications 
The total number of device instances that are
sified with respect to defines the prediction error If
it is possible to build a E-SVM model to have a prediction
error on test data to be lower than a user-defined tolerance
the chosen test is deemed redundant and is permanently
Start
Inject process 
disturbances
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device simulation
Take measurements
Store training data
number of training
instances = NStop
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deleted from the set of specification-based tests. If, on the
other hand, the model cannot be created with sufficient ac-
curacy, the test is deemed necessary and is added back to
the set of specifications to be explicitly tested. This process
is continued until each test t , T is examined. At the end
of this process, a compacted set of specification-based tests
and a model predicting the behavior of the device
based on the compacted set of tests is obtained.
Figure 2. A flowchart description of the process of speci-
fication test compaction.
The aforementioned procedure described is obviously 
greedy which means the optimality of the solution depends 
on the order in which the tests are examined. An alter-
native approach involves assessing the number of training
instances successfully classified by each specification to de-
cide test order. Yet another approach focuses on clustering
specifications based on an estimate of their mutual depen-
dence. The resulting clusters would be used to decide test
order. In our case, we analyze device functionality to decide
the order of the tests.
3.3. Application on the Tester
A compacted test set is the set of specification-based
tests that must be applied to the DUT. However, the accept-
ability ranges are no longer valid. In fact, new boundary
surfaces for the acceptability ranges of the compacted test
set are created by the statistical model.
Consider three specifications and where can
be expressed as = After elimination of the test 
for redundant specification new acceptability ranges 
and for specifications and describing the
behavior of the DUT are created. the accept-
ability ranges change because there can be device instances
that fall within and but not within meaning the
instance is faulty. The change in and is illustrated in
Figure 3. The rectangular box in Figure 3 represents the
acceptability ranges and while the shaded region is
the derived area defining good devices when the test for
is eliminated. It is therefore necessary to provide the
tester with this additional information for correct
analysis of the manufactured devices. One solution is to
provide the tester with the model derived from
the training data. However, this may require a significant
amount of additional tester resources. Alternately, we pro-
pose to divide the space of compacted specifications into
grids and assign a good or bad attribute to each grid cell
based on information gathered from the statistical model.
This creates a lookup table that can be added to the tester
program with little additional cost.
Figure3. An illustration of the derivation of new accept-
ability ranges for analysis. The dots represent
“good” device instances while the crosses represent “bad”
device instances.
4. Statistical Learning for Test
Given the overview of the proposed test compaction
methodology in Section 3, here we elaborate upon the is-
sues associated with applying statistical modeling to the
manufacturing test of analog and MEMS
4.1. Classification versus Regression 
The traditional approach for statistical learning based 
test has focus on regression [6, However, regression
is a multi-dimensional problem, where each dimension is a
specification. Consequently, the training data required to
adequately cover the multidimensional space for building 
the regression model can be extremely large. We observe
that the test problem is a simple classification is-
sue. Additionally, classification only requires adequate cov-
erage of the class boundaries, thus significantly reducing 
the training data required for modeling. Therefore, 
based classification is an appropriate choice for the test com-
paction problem addressed.
4.2. Guard-Band Region 
It is important to note that analysis for test
is a two-class classification problem. This means a DUT
that has measured specification values for each specifica-
tion S within is “good” and one that has at least
one measured value outside is “bad”. As a result, there
is discontinuity at the boundary between good and bad.
Consequently, a very small model error for devices near the
boundary can lead to significant misclassification. Consider 
a set of devices located the boundary of the
decision. Also assume that these devices have the same val-
ues for the set of specifications {S- but have unequal 
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values for the eliminated set of specifications of
these devices will have the same prediction, say good. How-
ever, they may not all be good devices. Assuming that their
location near the decision boundary can be repre-
sented by a normal distribution (see Figure means
there is a significant probability that bad devices can be 
classified as good due to prediction error..
,
boundary decision boundary 
Figure 4. An illustration of the accuracy improvement 
going from (a) an unguarded boundary to (b) a guarded
decision boundary. The solid line indicates the decision
boundary, while the dotted lines show the guard band. 
To solve this problem, we propose to guard-band the
decision boundaries. Guard banding significantly reduces 
the probability of a good device being predicted as bad
(yield loss) or a bad device being predicted as good (defect 
escape). Guard banding is useful because only the tail of
the device distribution from a good or a bad prediction falls 
in the incorrect class. Consider now a set of devices near 
the guard-band boundary, where again all the devices have 
the same values for and different values for 
From Figure we observe that only the tail of the device
distribution associated with that particular prediction falls 
in the incorrect class. The use of a guard band therefore
significantly reduces the likelihood of misprediction.
We use two classification models to build the guard-band
region. The boundaries are perturbed in each direction by a
preset value to create these two models. A device predicted 
to be good or bad by both models can be classified to be
good or bad with high confidence. On the other hand, a
contradiction in the predictions from the two models means 
that the device is in the guard-band region. The two dotted
lines in Figure are obtained by perturbing the bound-
ary by a predefined amount and the region between the two
dotted lines is the guard-band region.
Based on the number of expected devices in the
band region and cost, devices can be further tested to an-
swer the question. Since it is likely that the num-
ber of devices belonging to this class will be small, potential
benefits of adaptive test can be easily obtained. Alternately,
the devices in the guard-band region may be deemed as
good or bad, or even classified to be of lower grade based
on the quality requirements of the application.
4.3. Training Data Compaction and Normalization 
Although more training instances is desirable for obtain-
ing a good coverage of the input space, building a statistical
model with a large data set can be quite time consuming.
To alleviate this problem, we propose to compress the data
set by eliminating some training instances. Specifically, the
training space is divided into a grid space. Only training
instances belonging to grid cells with good as well as bad
training instances are retained in the new training data set.
For grid cells that contain only good or bad devices, the
training instances are merged by using the center point of
the grid cell with the appropriate attribute.
Because different specifications have different units and 
ranges of variations, it is necessary to normalize the data to
ensure uniform convergence of the multi-dimensional space. 
Each specification has a predefined acceptability range
that is used to determine if the device satisfies We
normalize each specification value of the training instance
by mapping the lower bound of the to zero and the upper
bound to one. This means that after normalization, a good
device specification value is in the range [0, and any value
outside the range is bad.
5. Test Compaction Examples
The proposed methodology has been applied to an op-
erational amplifier and a MEMS accelerometer. For both
examples, the training data has been generated using the
circuit simulator Virtuoso Spectre li-
braries have been used to model the MEMS accelerometer.
For statistical classification, we have used to
perform
5.1. Operational Amplifier
The first device considered was an operational amplifier
that was not fabricated. Five thousand training instances
and 1000 test instances were generated by randomly alter-
ing the MOSFET lengths and widths and capacitor values
within of their nominal values. Our choice for train-
ing and test data sizes was somewhat arbitrary in that it
was based on the amount of CPU time required for sim-
ulation. Recall that training instances are used for model 
generation, while test instances are used to verify the de-
rived model. A guard band of of the acceptability
range boundaries was defined. Guard band size was cho-
sen to optimally trade-off the number of instances in the
guard band versus prediction error. The prediction error 
is equated to the number of incorrect predictions made by
the derived model. More specifically, yield loss is defined as
the number of good devices the model predicted to be bad, 
and defect escape is the number of bad devices the model
predicted to be good.
Table 1 lists the set of specifications considered for the
operational amplifier. The specifications considered and
their units are listed in Columns 1 and 2, respectively. Col-
umn 3 contains the nominal values of each specification,
while Column 4 lists the range of values in which the circuit
is deemed good. The corresponding yield of the operational
amplifier is 75.4% and 84.8% for the training and test data, 
respectively.
Figure 5 plots the yield loss, defect escape and the num-
ber of devices predicted to belong to the guard-band region
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Specification
Gain
3-dB bandwidth
Unity gain frequency 2.1 1.7-5
Slew rate 0.44 0.35-0.55
Nominal
Unit value Range
14000
200 130-10000
Rise time
Overshoot
Settlina time
0.01-10.5
0.0001
895 1-1070
Table The amplifier specifications consid-
ered for compaction, their nominal values, and correspond-
ing acceptability ranges. 
Quiescent current
Common mode gain
Power supply gain
Short circuit current
for increasing levels of test compaction. The x-axis shows
the eliminated tests. Specifically, the plots show the vari-
ous components of error as the named tests are cumulatively
eliminated as we move from left to right along the x-axis.
As observed from the plot in Figure 5, a significant amount
of specification compaction can be obtained at a
very low level of prediction error, while the number of in-
stances predicted in the guard-band region remains stable.
This means that a trade-off between the amount of test cost
reduction and prediction error exists. The optimal amount 
of test cost reduction can be determined by setting
defined error limits based on the application.
Note that the decrease in the number of devices in the
guard-band that occurs for the elimination of the short-
circuit test is accompanied with an increase in defect escape
and therefore does not reflect an improvement in model
accuracy as tests are eliminated. Of course, the unknown
model error associated with prediction can cause a
montonic change in accuracy but this is unlikely given the
use of a well-chosen guard band.
300
250
4
Guard
1.0%.
Yield loss
105 70-125
- 0.08 0-0.48
- 0.4 0-0.95
0.5
L O
circuit Common
pain mode pain
tests
Figure 5. Percentages of yield loss, defect escape and
number of devices predicted in the guard band as spec-
ification tests are dropped in order from left to right.
To illustrate how model accuracy is improved by the
amount of training data, we have plotted trends for yield 
loss, defect escape, and the number of devices predicted 
in the guard band against number of training instances in
Figure 6 when the test for 3-dB bandwidth is eliminated.
The gradual reduction in yield loss and defect escape with 
the number of training instances shows that higher accu-
racy can be achieved by increasing the number of training
instances.
t14.0%
12.0%
10.0%
T
700
escape-
0 1000 2000 3000 MOO
Numberof
Figure 6. Percentages of yield loss, defect escape and
number of devices predicted in the guard band with in-
creasing number of training instances.
5.2. MEMS Accelerometer
MEMS accelerometers are subjected to tests at hot and 
cold temperatures in addition to the room-temperature
tests for the same set of specifications These
temperature tests are quite expensive as the manufactured
chip has to be heated or cooled until it reaches the desired
steady-state temperature. Significant cost can therefore be
avoided if temperature test outcomes can be predicted using 
the room-temperature test results.
We analyzed a MEMS accelerometer design from
using 1000 training and 1000 test instances. These in-
stances were generated by adding variations to the
accelerometer component lengths, widths and relative an-
gles. Similar to the example, the number of de-
vice instances generated was limited by amount of CPU
time required by Spectre to simulate an accelerometer in-
stance. The effect of temperature is modeled as chip shrink-
age or expansion, meaning the anchors of the accelerometer
move towards or away from the center of the accelerom-
eter for cold and hot temperatures, respectively. Finally, 
the guard-band region was defined to contain devices that
have specification values within of the acceptability
range boundaries. Similar to the amplifier, guard band size
was chosen to optimally trade-off the number of instances
in the guard band versus prediction error. Table 2 lists
the accelerometer specifications that are tested at the three
temperatures. The accelerometer yield is 77.4% and 79.3%
for the training and test data, respectively. The hot, cold
and room temperatures used for testing are -40°C
and respectively.
The results of the compaction process for the hot and
cold temperature tests are given in Table Rows 3 through
5 in Table 3 contain respectively the percentages of the
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Nomina l
El iminated
test
-40
80
Both
Specification value
Scale factor
Peak frequency 4-6.2
Quality factor 1-2.8
3-dB bandwidth 2-3.8
Defect Yield Predic t ions
escape (%) loss in g u a r d band (%)
0.1 0.0 2.6
0.1 0.1 5.8
0.2 0.1 8.4
Table 2. Specifications for a MEMS accelerometer, their
nominal values and ranges.
6. Conclusions
We have proposed a statistical learning based specifica-
tion compaction procedure. As opposed to ad com-
paction in use today, this methodology allows for a con-
trolled yield loss and defect escape. Additionally, use of
simulation for compaction is advantageous in terms of cost.
We have also proposed the use of classification based
SVM modeling that is specifically suited for test. Initial
application of the approach to an operational amplifier and
a MEMS accelerometer shows significant test compaction
can be achieved with very low yield loss and defect escape
due to prediction error.
In future work, we plan to generate training instances
that model the manufacturing process in a more accurate
fashion and test instances that also contain real defects. We
also intend to estimate the guard-band region based on the
device distribution as opposed to a fixed Finally, we
would like to build a cost model that accurately quantifies
the reduction in test cost as well as overall device cost due
to test compaction.
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